Coarse Grained Reconfigurable Architecture
نویسنده
چکیده
This paper examines the challenges of mapping applications on to a Coarsegrained reconfigurable architecture (CGRA). Through crowd sourcing through a simple game and using the movement data from successful players the research project plans to produce better mappings, or improve existing algorithms through common patterns by the most successful players. This paper also examines the case studies performed in this research project such as improving an existing algorithm used to map graphs on a CGRA, and to be compared to successful player graphs. This paper also examines a new game types that models a heterogeneous CGRA.
منابع مشابه
Exploiting loop-level parallelism on coarse-grained reconfigurable architectures using modulo scheduling - Computers and Digital Techniques, IEE Proceedings-
Coarse-grained reconfigurable architectures have become increasingly important in recent years. Automatic design or compilation tools are essential to their success. A modulo scheduling algorithm to exploit loop-level parallelism for coarse-grained reconfigurable architectures is presented. This algorithm is a key part of a dynamically reconfigurable embedded systems compiler (DRESC). It is cap...
متن کاملDesign and Evaluation of a Coarse-Grained Reconfigurable Architecture
Coarse-grained reconfigurable architectures have become more attractive with the increasing requirement of more flexibility and higher performance in embedded systems design. In this paper, we suggest a design space exploration flow that enables effective optimization of reconfigurable architectures through SystemC Modeling. In the suggested flow, application-to-architecture mapping process tri...
متن کاملA Self-optimising Simulator for a Coarse-grained Reconfigurable Array
This paper describes the implementation and testing of a highspeed simulator for a reconfigurable processor architecture named MCGREP. The architecture is based on a coarse-grained array of small processors controlled by reconfigurable microcode. A high-speed simulator is needed to allow complex experiments to be carried out on MCGREP, involving large applications and time-consuming computation...
متن کاملA Column Arrangement Algorithm for a Coarse-grained Reconfigurable Architecture
In a coarse-grained reconfigurable architecture, the functions of resources such as Arithmetic Logic Units (ALUs) can be reconfigured. Unlike the programmability of a general purpose processor, the programmability of a coarse-grained reconfigurable architecture is limited. The limitation might be the number of different patterns or the number of different configurations of each ALU. This paper ...
متن کاملArchitecture and Compiler Support for a VLIW Execution Model on a Coarse-Grained Reconfigurable Array
Architecture and Compiler Support for a VLIW Execution Model on a Coarse-Grained Reconfigurable Array
متن کاملDynamic coarse grained reconfigurable architectures
Coarse grained reconfigurable processors have gained more popularity in the last years, as they introduce a new way for a dynamic and programmable execution similar to FPGA and tend to achieve the performance of application specific hardware. The reconfigurability on instruction level grants these architectures a big dynamicity and ability to embrace the diversity of the applications. Neverthel...
متن کامل